Skip to main content
Czech
English
Institute of Information Theory and Automation
You are here
Home
Search form
Search
About us
Home
Research
Education
People
Structure
Kybernetika Journal
GDPR info
Whistleblowing
GEP info
ÚTIA life
Instructions
Activities
Seminars
Library
Computer Centre
Intranet
Login
Mail access
Covid - tests records
Lemon
Reservation of Gym
Discussion list
Booking classrooms
Attendance
Attendance
Bibliography
P. Šůcha
Benedikt O.
,
Alikoç B.
,
Šůcha P.
,
Čelikovský Sergej
,
Hanzálek Z.
:
A polynomial-time scheduling approach to minimise idle energy consumption: An application to an industrial furnace
,
Computers & Operations Research vol.128, 105167
[2021]
Download
DOI:
10.1016/j.cor.2020.105167
Šůcha P.
,
Hanzálek Z.
,
Heřmánek Antonín
,
Schier Jan
:
Scheduling of Iterative Algorithms with Matrix Operations for Efficient FPGA Design—Implementation of Finite Interval Constant Modulus Algorithm
,
Journal of Vlsi Signal Processing Systems for Signal Image and Video Technology vol.46, 1 (2007), p. 35-53
[2007]
Download
Šůcha P.
,
Hanzálek Z.
,
Heřmánek Antonín
,
Schier Jan
:
Efficient FPGA Implementation of Equalizer for Finite Interval Constant Modulus Algorithm
,
IEEE Symposium on Industrial Embedded Systems - IES 2006, Proceedings of, p. 1-10
,
IEEE Symposium on Industrial Embedded Systems - IES 2006, (Antibes Juan-Les-Pins, FR, 18.10.2006-20.10.2006)
[2006]
Heřmánek Antonín
,
Schier Jan
,
Šůcha P.
,
Hanzálek Z.
:
Optimization of finite interval CMA implementation for FPGA
,
Proceedings of the IEEE Workshop on Signal Processing Systems. SiPS 2005, p. 1-6
,
SiPS 2005. IEEE Workshop on Signal Processing Systems, (Athens, GR, 02.11.2005-04.11.2005)
[2005]
Šůcha P.
,
Heřmánek Antonín
,
Schier Jan
,
Hanzálek Z.
:
Optimization of Finite Interval CMA Implementation for FPGA
,
ÚTIA AV ČR, (Praha 2005)
Research Report 2127
[2005]
Pohl Zdeněk
,
Kadlec Jiří
,
Šůcha P.
,
Hanzálek Z.
:
Performance tuning of interative algorithms in signal processing
,
Proseedings of the 2005 International Conference on Field Programmable Logic and Applications. FPL 2005, p. 699-702 , Eds: Rissa T., Wilton S., Leong P.
,
FPL 2005. International Conference on Field Programmable Logic and Applications, (Tampere, FI, 24.08.2005-26.08.2005)
[2005]
Šůcha P.
,
Pohl Zdeněk
,
Hanzálek Zdeněk
:
Scheduling of iterative algorithms on FPGA with pipelined arithmetic unit
,
Real-Time and Embedded Technology and Applications Symposium, p. 404-412
,
IEEE Real-Time and Embedded Technology and Applications Symposium 2004 /10./, (Toronto, CA, 25.05.2004-28.05.2004)
[2004]
Download
2019-01-07 08:39